TCTF1

VHDL & Verilog Synthesizable model of the Triple DES in Cipher Feedback mode, 1-bit data

High Performance

• 48 clock cycles for a complete Triple DES encryption or decryption
• Simple interface with a start/done handshake
• No external logic necessary

Compatibility

• Based on the FIPS PUB 44-2 specification
• ANSI X3.92, ANSI X9.52

Description language & Synthesis caracteristics

• Available in VHDL and Verilog
• Described for both synthesis and simulation
• Fully Synchronous design
• Low gate count
• High clock speed
• Test bench provided

Target Technology

• FPGA
• ASIC
• Gate Array
• ...

Typical application

• Data files protection on any media (hard disk, CD-ROM, EEPROM,...)
• Access authentification
• Smart card applications
• Internet & Intranet communication protection
• Space telecommunication
• Banking applications
• Private informations protections

Fatal error: Uncaught Error: Call to undefined function download_start() in /home/clients/64b204044178f28bd8cc5e922fdbef74/com.tetraedre.internet/advanced/tctf1.php:97 Stack trace: #0 {main} thrown in /home/clients/64b204044178f28bd8cc5e922fdbef74/com.tetraedre.internet/advanced/tctf1.php on line 97